iGET

Electrical Engg (EEE) - MCQ Practice Questions

Practice free Electrical Engg (EEE) multiple-choice questions with detailed answers and explanations. Perfect for competitive exam preparation.

670 questions | 100% Free

Q.301Medium

What is the hold time of a flip-flop?

Q.302Medium

A 32:1 multiplexer can be constructed using how many 4:1 multiplexers?

Q.303Medium

Which of the following flip-flops is most suitable for frequency division applications?

Q.304Medium

In 2's complement representation, what is the range of numbers for an 8-bit system?

Q.305Medium

Which characteristic of CMOS logic makes it suitable for portable devices?

Q.306Medium

How many address lines are required for a 4GB memory system?

Q.307Medium

In a priority encoder, what determines which input is encoded when multiple inputs are active?

Q.308Medium

What is the main advantage of Gray code over binary code in digital systems?

Q.309Medium

In a synchronous counter design, what is the primary advantage over asynchronous counters?

Q.310Medium

Which logic family has the highest noise margin among the following?

Q.311Medium

Which of the following represents the De Morgan's law correctly?

Q.312Medium

In an SR flip-flop, what happens when both S and R inputs are 1 simultaneously?

Q.313Medium

A Johnson counter (twisted ring counter) with n flip-flops produces how many unique states before repeating?

Q.314Medium

In FPGA design, what does LUT (Lookup Table) primarily function as?

Q.315Medium

What is the Fan-out limit of a TTL gate, and what does it signify?

Q.316Medium

What is the characteristic equation of a D flip-flop?

Q.317Medium

Which of the following correctly describes the difference between combinational and sequential logic?

Q.318Medium

What is the main purpose of tristate logic (three-state logic) in digital circuits?

Q.319Medium

In a 4-bit binary counter using JK flip-flops, if the propagation delay of each flip-flop is 10 ns, what is the maximum counting frequency?

Q.320Medium

In a Mealy state machine design for a sequence detector (detecting '101'), the output depends on: